mirror of
https://github.com/fpganinja/taxi.git
synced 2026-04-07 12:38:44 -07:00
cndm_proto: Use SV enums for state machines
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
@@ -66,12 +66,13 @@ taxi_axis_if #(
|
||||
) cpl_comb();
|
||||
|
||||
// Completion write control state machine
|
||||
localparam [2:0]
|
||||
STATE_IDLE = 0,
|
||||
STATE_RX_CPL = 1,
|
||||
STATE_WRITE_DATA = 2;
|
||||
typedef enum logic [1:0] {
|
||||
STATE_IDLE,
|
||||
STATE_RX_CPL,
|
||||
STATE_WRITE_DATA
|
||||
} state_t;
|
||||
|
||||
logic [2:0] state_reg = STATE_IDLE;
|
||||
state_t state_reg = STATE_IDLE;
|
||||
|
||||
logic [15:0] txcq_prod_ptr_reg = '0;
|
||||
logic [15:0] rxcq_prod_ptr_reg = '0;
|
||||
|
||||
@@ -69,13 +69,14 @@ taxi_dma_desc_if #(
|
||||
) dma_desc();
|
||||
|
||||
// Descriptor read control state machine
|
||||
localparam [2:0]
|
||||
STATE_IDLE = 0,
|
||||
STATE_READ_DESC = 1,
|
||||
STATE_READ_DATA = 2,
|
||||
STATE_TX_DESC = 3;
|
||||
typedef enum logic [1:0] {
|
||||
STATE_IDLE,
|
||||
STATE_READ_DESC,
|
||||
STATE_READ_DATA,
|
||||
STATE_TX_DESC
|
||||
} state_t;
|
||||
|
||||
logic [2:0] state_reg = STATE_IDLE;
|
||||
state_t state_reg = STATE_IDLE;
|
||||
|
||||
logic [1:0] desc_req_reg = '0;
|
||||
|
||||
|
||||
@@ -64,13 +64,14 @@ taxi_dma_desc_if #(
|
||||
) dma_desc();
|
||||
|
||||
// Receive datapath control state machine
|
||||
localparam [2:0]
|
||||
STATE_IDLE = 0,
|
||||
STATE_RX_DATA = 1,
|
||||
STATE_READ_DESC = 2,
|
||||
STATE_WRITE_DATA = 3;
|
||||
typedef enum logic [1:0] {
|
||||
STATE_IDLE,
|
||||
STATE_RX_DATA,
|
||||
STATE_READ_DESC,
|
||||
STATE_WRITE_DATA
|
||||
} state_t;
|
||||
|
||||
logic [2:0] state_reg = STATE_IDLE;
|
||||
state_t state_reg = STATE_IDLE;
|
||||
|
||||
logic desc_req_reg = 1'b0;
|
||||
|
||||
|
||||
@@ -64,13 +64,14 @@ taxi_dma_desc_if #(
|
||||
) dma_desc();
|
||||
|
||||
// Transmit datapath control state machine
|
||||
localparam [2:0]
|
||||
STATE_IDLE = 0,
|
||||
STATE_READ_DESC = 1,
|
||||
STATE_READ_DATA = 2,
|
||||
STATE_TX_DATA = 3;
|
||||
typedef enum logic [1:0] {
|
||||
STATE_IDLE,
|
||||
STATE_READ_DESC,
|
||||
STATE_READ_DATA,
|
||||
STATE_TX_DATA
|
||||
} state_t;
|
||||
|
||||
logic [2:0] state_reg = STATE_IDLE;
|
||||
state_t state_reg = STATE_IDLE;
|
||||
|
||||
logic desc_req_reg = 1'b0;
|
||||
|
||||
|
||||
Reference in New Issue
Block a user