bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2025-12-09 00:48:40 -08:00
Code Issues Packages Projects Releases Wiki Activity

pcie: Fix some corner cases in PCIe US AXI lite master

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2025-08-29 16:50:31 -07:00
parent b5c9c02b03
commit 63c961cab4
1 changed files with 4 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/pcie/rtl/taxi_pcie_us_axil_master.sv
View File

@@ -380,7 +380,7 @@ always_comb begin
m_axil_bready_next = 1'b1; m_axil_bready_next = 1'b1;
s_axis_cq_tready_next = 1'b0; s_axis_cq_tready_next = 1'b0;
state_next = STATE_WRITE_2; state_next = STATE_WRITE_2;
end else if (AXIS_PCIE_DATA_W < 256 && dword_count_next == 11'd1) begin end else if (AXIS_PCIE_DATA_W < 256 && !s_axis_cq.tlast && dword_count_next == 11'd1) begin
s_axis_cq_tready_next = 1'b1; s_axis_cq_tready_next = 1'b1;
state_next = STATE_WRITE_1; state_next = STATE_WRITE_1;
end else begin end else begin
@@ -485,7 +485,7 @@ always_comb begin
end else if (type_next == REQ_MEM_WRITE || type_next == REQ_IO_WRITE) begin end else if (type_next == REQ_MEM_WRITE || type_next == REQ_IO_WRITE) begin
// write request // write request
cpl_data_next = 1'b0; cpl_data_next = 1'b0;
if (dword_count_next == 11'd1) begin if (!s_axis_cq.tlast && dword_count_next == 11'd1) begin
s_axis_cq_tready_next = 1'b1; s_axis_cq_tready_next = 1'b1;
state_next = STATE_WRITE_1; state_next = STATE_WRITE_1;
end else begin end else begin
@@ -583,6 +583,8 @@ always_comb begin
s_axis_cq_tready_next = 1'b0; s_axis_cq_tready_next = 1'b0;
state_next = STATE_WRITE_2; state_next = STATE_WRITE_2;
end else begin end else begin
cpl_data_next = 1'b0;
status_next = CPL_STATUS_CA; // completer abort
s_axis_cq_tready_next = 1'b1; s_axis_cq_tready_next = 1'b1;
state_next = STATE_WAIT_END; state_next = STATE_WAIT_END;
end end