bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2025-12-07 16:28:40 -08:00
Code Issues Packages Projects Releases Wiki Activity

stats: Simplify zeroing in statistics collector

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2025-04-10 00:20:52 -07:00
parent b5240ac119
commit 7128b90c1d
1 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
rtl/stats/taxi_stats_collect.sv
View File

@@ -66,7 +66,7 @@ logic m_axis_stat_tvalid_reg = 0, m_axis_stat_tvalid_next;
logic [CNT_W-1:0] count_reg = '0, count_next; logic [CNT_W-1:0] count_reg = '0, count_next;
logic [PERIOD_CNT_W-1:0] update_period_reg = PERIOD_CNT_W'(UPDATE_PERIOD), update_period_next; logic [PERIOD_CNT_W-1:0] update_period_reg = PERIOD_CNT_W'(UPDATE_PERIOD), update_period_next;
logic [CNT-1:0] zero_reg = '1, zero_next; logic zero_reg = 1'b1, zero_next;
logic [CNT-1:0] update_reg = '0, update_next; logic [CNT-1:0] update_reg = '0, update_next;
wire [ACC_W-1:0] acc_int[CNT]; wire [ACC_W-1:0] acc_int[CNT];
@@ -143,7 +143,7 @@ always_comb begin
if (!m_axis_stat_tvalid_reg && update_reg[count_reg]) begin if (!m_axis_stat_tvalid_reg && update_reg[count_reg]) begin
update_next[count_reg] = 1'b0; update_next[count_reg] = 1'b0;
mem_wr_data = '0; mem_wr_data = '0;
if (zero_reg[count_reg]) begin if (zero_reg) begin
m_axis_stat_tdata_next = STAT_INC_W'(acc_int[count_reg]); m_axis_stat_tdata_next = STAT_INC_W'(acc_int[count_reg]);
m_axis_stat_tid_next = STAT_ID_W'(count_reg+ID_BASE); m_axis_stat_tid_next = STAT_ID_W'(count_reg+ID_BASE);
m_axis_stat_tvalid_next = acc_int[count_reg] != 0; m_axis_stat_tvalid_next = acc_int[count_reg] != 0;
@@ -153,15 +153,15 @@ always_comb begin
m_axis_stat_tvalid_next = mem_rd_data_reg != 0 || acc_int[count_reg] != 0; m_axis_stat_tvalid_next = mem_rd_data_reg != 0 || acc_int[count_reg] != 0;
end end
end else begin end else begin
if (zero_reg[count_reg]) begin if (zero_reg) begin
mem_wr_data = STAT_INC_W'(acc_int[count_reg]); mem_wr_data = STAT_INC_W'(acc_int[count_reg]);
end else begin end else begin
mem_wr_data = mem_rd_data_reg + STAT_INC_W'(acc_int[count_reg]); mem_wr_data = mem_rd_data_reg + STAT_INC_W'(acc_int[count_reg]);
end end
end end
zero_next[count_reg] = 1'b0;
if (count_reg == CNT_W'(CNT-1)) begin if (count_reg == CNT_W'(CNT-1)) begin
zero_next = 1'b0;
count_next = '0; count_next = '0;
end else begin end else begin
count_next = count_reg + 1; count_next = count_reg + 1;
@@ -206,7 +206,7 @@ always_ff @(posedge clk) begin
m_axis_stat_tvalid_reg <= 1'b0; m_axis_stat_tvalid_reg <= 1'b0;
count_reg <= '0; count_reg <= '0;
update_period_reg <= PERIOD_CNT_W'(UPDATE_PERIOD); update_period_reg <= PERIOD_CNT_W'(UPDATE_PERIOD);
zero_reg <= '1; zero_reg <= 1'b1;
update_reg <= '0; update_reg <= '0;
end end
end end