bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2026-01-18 01:30:36 -08:00
Code Issues Packages Projects Releases Wiki Activity

eth: Clean up MGT pin connections in example designs

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2025-11-14 12:07:26 -08:00
parent 729bf79427
commit 75d28d5adb
2 changed files with 8 additions and 24 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
src/eth/example/KC705/fpga_10g/rtl/fpga_core.sv
View File

@@ -462,12 +462,6 @@ sfp_sync_reset_inst (
.out(sfp_rst)
);
wire sfp_tx_p_int[1];
wire sfp_tx_n_int[1];
assign sfp_tx_p = sfp_tx_p_int[0];
assign sfp_tx_n = sfp_tx_n_int[0];
// synthesis translate_off
`define SIM
// synthesis translate_on
@@ -574,10 +568,10 @@ sfp_mac_inst (
/*
* Serial data
*/
.xcvr_txp(sfp_tx_p_int),
.xcvr_txn(sfp_tx_n_int),
.xcvr_rxp('{1{sfp_rx_p}}),
.xcvr_rxn('{1{sfp_rx_n}}),
.xcvr_txp('{sfp_tx_p}),
.xcvr_txn('{sfp_tx_n}),
.xcvr_rxp('{sfp_rx_p}),
.xcvr_rxn('{sfp_rx_n}),
/*
* MAC clocks

18
src/eth/example/KR260/fpga/rtl/fpga_core.sv
View File

@@ -395,16 +395,6 @@ end else begin : sfp_mac
.out(sfp_rst)
);
wire eth_gty_tx_p[1];
wire eth_gty_tx_n[1];
wire eth_gty_rx_p[1];
wire eth_gty_rx_n[1];
assign sfp_tx_p = eth_gty_tx_p[0];
assign sfp_tx_n = eth_gty_tx_n[0];
assign eth_gty_rx_p[0] = sfp_rx_p;
assign eth_gty_rx_n[0] = sfp_rx_n;
taxi_apb_if #(
.ADDR_W(18),
.DATA_W(16)
@@ -469,10 +459,10 @@ end else begin : sfp_mac
/*
* Serial data
*/
.xcvr_txp(eth_gty_tx_p),
.xcvr_txn(eth_gty_tx_n),
.xcvr_rxp(eth_gty_rx_p),
.xcvr_rxn(eth_gty_rx_n),
.xcvr_txp('{sfp_tx_p}),
.xcvr_txn('{sfp_tx_n}),
.xcvr_rxp('{sfp_rx_p}),
.xcvr_rxn('{sfp_rx_n}),
/*
* MAC clocks