bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2026-02-28 05:55:09 -08:00
Code Issues Packages Projects Releases Wiki Activity

cndm_proto: Add PCIe configuration shim instance to read extended tag enable bit

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2026-02-05 14:37:42 -08:00
parent 20a5166f96
commit 7606ca328b
2 changed files with 34 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/cndm_proto/rtl/cndm_proto_pcie_us.f
View File

@@ -2,4 +2,5 @@ cndm_proto_pcie_us.sv
cndm_proto_core.f cndm_proto_core.f
../lib/taxi/src/pcie/rtl/taxi_pcie_us_axil_master.sv ../lib/taxi/src/pcie/rtl/taxi_pcie_us_axil_master.sv
../lib/taxi/src/pcie/rtl/taxi_pcie_us_msi.sv ../lib/taxi/src/pcie/rtl/taxi_pcie_us_msi.sv
../lib/taxi/src/pcie/rtl/taxi_pcie_us_cfg.sv
../lib/taxi/src/dma/rtl/taxi_dma_if_pcie_us.f ../lib/taxi/src/dma/rtl/taxi_dma_if_pcie_us.f

34
src/cndm_proto/rtl/cndm_proto_pcie_us.sv
View File

@@ -177,6 +177,8 @@ logic [7:0] pcie_tx_fc_nph_av;
logic [7:0] pcie_tx_fc_ph_av; logic [7:0] pcie_tx_fc_ph_av;
logic [11:0] pcie_tx_fc_pd_av; logic [11:0] pcie_tx_fc_pd_av;
logic ext_tag_en;
assign cfg_fc_sel = 3'b100; assign cfg_fc_sel = 3'b100;
taxi_dma_desc_if #( taxi_dma_desc_if #(
@@ -335,7 +337,7 @@ dma_if_inst (
*/ */
.read_enable(1'b1), .read_enable(1'b1),
.write_enable(1'b1), .write_enable(1'b1),
.ext_tag_en(1'b0), // TODO .ext_tag_en(ext_tag_en),
.rcb_128b(cfg_rcb_status[0]), .rcb_128b(cfg_rcb_status[0]),
.requester_id('0), .requester_id('0),
.requester_id_en(1'b0), .requester_id_en(1'b0),
@@ -385,6 +387,36 @@ dma_if_inst (
.stat_wr_tx_stall(stat_wr_tx_stall) .stat_wr_tx_stall(stat_wr_tx_stall)
); );
taxi_pcie_us_cfg #(
.PF_COUNT(1),
.VF_COUNT(0),
.VF_OFFSET(m_axis_pcie_rq.USER_W == 60 ? 64 : 4),
.PCIE_CAP_OFFSET(m_axis_pcie_rq.USER_W == 60 ? 12'h0C0 : 12'h070)
)
cfg_inst (
.clk(pcie_clk),
.rst(pcie_rst),
/*
* Configuration outputs
*/
.ext_tag_en(ext_tag_en),
.max_read_req_size(),
.max_payload_size(),
/*
* Interface to Ultrascale PCIe IP core
*/
.cfg_mgmt_addr(cfg_mgmt_addr),
.cfg_mgmt_function_number(cfg_mgmt_function_number),
.cfg_mgmt_write(cfg_mgmt_write),
.cfg_mgmt_write_data(cfg_mgmt_write_data),
.cfg_mgmt_byte_enable(cfg_mgmt_byte_enable),
.cfg_mgmt_read(cfg_mgmt_read),
.cfg_mgmt_read_data(cfg_mgmt_read_data),
.cfg_mgmt_read_write_done(cfg_mgmt_read_write_done)
);
// MSI interrupts // MSI interrupts
wire [PORTS-1:0] irq; wire [PORTS-1:0] irq;
wire [31:0] msi_irq = 32'(irq); wire [31:0] msi_irq = 32'(irq);