bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2026-04-07 04:38:42 -07:00
Code Issues Packages Projects Releases Wiki Activity

axi: Fix parameter comments

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2026-03-19 20:34:27 -07:00
parent 2cf9112092
commit 7ad7cf6878
1 changed files with 1 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/axi/rtl/taxi_axil_interconnect.sv
View File

@@ -23,11 +23,9 @@ module taxi_axil_interconnect #
parameter M_COUNT = 4, parameter M_COUNT = 4,
// Address width in bits for address decoding // Address width in bits for address decoding
parameter ADDR_W = 32, parameter ADDR_W = 32,
// TODO fix parametrization once verilator issue 5890 is fixed
// Number of concurrent operations for each slave interface
// S_COUNT concatenated fields of 32 bits
// Number of regions per master interface // Number of regions per master interface
parameter M_REGIONS = 1, parameter M_REGIONS = 1,
// TODO fix parametrization once verilator issue 5890 is fixed
// Master interface base addresses // Master interface base addresses
// M_COUNT concatenated fields of M_REGIONS concatenated fields of ADDR_W bits // M_COUNT concatenated fields of M_REGIONS concatenated fields of ADDR_W bits
// set to zero for default addressing based on M_ADDR_W // set to zero for default addressing based on M_ADDR_W