bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2025-12-09 00:48:40 -08:00
Code Issues Packages Projects Releases Wiki Activity

Update readme

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2025-11-03 09:24:04 -08:00
parent 4b7e3d066d
commit 999602cf11
1 changed files with 2 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@@ -61,6 +61,8 @@ To facilitate the dual-license model, contributions to the project can only be a
* Pipeline register * Pipeline register
* Pipeline FIFO * Pipeline FIFO
* Direct Memory Access * Direct Memory Access
* SV interface for segmented RAM
* SV interface for DMA descriptors
* Segmented SDP RAM * Segmented SDP RAM
* Segmented dual-clock SDP RAM * Segmented dual-clock SDP RAM
* Ethernet * Ethernet