bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2025-12-09 00:48:40 -08:00
Code Issues Packages Projects Releases Wiki Activity

eth: Reorganize clock enable in BASE-R model

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2025-05-27 23:56:28 -07:00
parent 9bce7f4165
commit aa8f19bf3b
1 changed files with 344 additions and 338 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
src/eth/tb/baser.py
View File

@@ -137,7 +137,10 @@ class BaseRSerdesSource():
while True:
await RisingEdge(self.clock)
if self.enable is None or self.enable.value:
# clock enable
if self.enable is not None and not self.enable.value:
continue
if ifg_cnt + deficit_idle_cnt > self.byte_lanes-1 or (not self.enable_dic and ifg_cnt > 4):
# in IFG
ifg_cnt = ifg_cnt - self.byte_lanes
@@ -436,7 +439,10 @@ class BaseRSerdesSink:
while True:
await RisingEdge(self.clock)
if self.enable is None or self.enable.value:
# clock enable
if self.enable is not None and not self.enable.value:
continue
data = self.data.value.integer
hdr = self.hdr.value.integer