bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2025-12-07 16:28:40 -08:00
Code Issues Packages Projects Releases Wiki Activity

Update documentation URL

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2025-07-30 19:12:45 -07:00
parent d10e3cf5c0
commit bd0b0cd75a
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@@ -6,7 +6,7 @@ AXI, AXI stream, Ethernet, and PCIe components in System Verilog.
GitHub repository: https://github.com/fpganinja/taxi GitHub repository: https://github.com/fpganinja/taxi
Documentation: https://docs.taxi.fpga.ninja/ Documentation: https://docs.fpga.taxi/
## Introduction ## Introduction