mirror of
https://github.com/fpganinja/taxi.git
synced 2025-12-09 17:08:38 -08:00
example: Clean up and annotate USB UART connections
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
@@ -14,6 +14,7 @@ The design places looped-back MACs on the SFP+ ports as well as a looped-back UA
|
||||
## Board details
|
||||
|
||||
* FPGA: xczu9eg-ffvb1156-2-e
|
||||
* USB UART: Silicon Labs CP2108
|
||||
* 10GBASE-R PHY: Soft PCS with GTH transceivers
|
||||
|
||||
## Licensing
|
||||
|
||||
@@ -101,18 +101,17 @@ set_input_delay 0 [get_ports {sw[*]}]
|
||||
#set_false_path -to [get_ports {proto_gpio[*]}]
|
||||
#set_output_delay 0 [get_ports {proto_gpio[*]}]
|
||||
|
||||
# UART
|
||||
set_property -dict {LOC F13 IOSTANDARD LVCMOS33 SLEW SLOW DRIVE 8} [get_ports uart_txd]
|
||||
set_property -dict {LOC E13 IOSTANDARD LVCMOS33} [get_ports uart_rxd]
|
||||
set_property -dict {LOC D12 IOSTANDARD LVCMOS33} [get_ports uart_rts]
|
||||
set_property -dict {LOC E12 IOSTANDARD LVCMOS33 SLEW SLOW DRIVE 8} [get_ports uart_cts]
|
||||
# UART (U40 CP2108 ch 2)
|
||||
set_property -dict {LOC F13 IOSTANDARD LVCMOS12 SLEW SLOW DRIVE 8} [get_ports uart_txd] ;# U40.15 RX_2
|
||||
set_property -dict {LOC E13 IOSTANDARD LVCMOS12} [get_ports uart_rxd] ;# U40.16 TX_2
|
||||
set_property -dict {LOC D12 IOSTANDARD LVCMOS12} [get_ports uart_rts] ;# U40.14 RTS_2
|
||||
set_property -dict {LOC E12 IOSTANDARD LVCMOS12 SLEW SLOW DRIVE 8} [get_ports uart_cts] ;# U40.13 CTS_2
|
||||
|
||||
set_false_path -to [get_ports {uart_txd uart_cts}]
|
||||
set_output_delay 0 [get_ports {uart_txd uart_cts}]
|
||||
set_false_path -from [get_ports {uart_rxd uart_rts}]
|
||||
set_input_delay 0 [get_ports {uart_rxd uart_rts}]
|
||||
|
||||
|
||||
# I2C interfaces
|
||||
#set_property -dict {LOC J10 IOSTANDARD LVCMOS33 SLEW SLOW DRIVE 8} [get_ports i2c0_scl]
|
||||
#set_property -dict {LOC J11 IOSTANDARD LVCMOS33 SLEW SLOW DRIVE 8} [get_ports i2c0_sda]
|
||||
|
||||
Reference in New Issue
Block a user