bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2025-12-09 17:08:38 -08:00
Code Issues Packages Projects Releases Wiki Activity

lss: Implement fractional baud rate generation for UART

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2025-03-11 23:49:39 -07:00
parent 1c686391ab
commit ebeadee172
19 changed files with 86 additions and 57 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
tb/lss/taxi_uart/test_taxi_uart.sv
View File

@@ -18,6 +18,7 @@ Authors:
module test_taxi_uart #
(
/* verilator lint_off WIDTHTRUNC */
parameter PRE_W = 16,
parameter DATA_W = 8
/* verilator lint_on WIDTHTRUNC */
)
@@ -37,9 +38,11 @@ logic rx_busy;
logic rx_overrun_error;
logic rx_frame_error;
logic [15:0] prescale;
logic [PRE_W-1:0] prescale;
taxi_uart
taxi_uart #(
.PRE_W(PRE_W)
)
uut (
.clk(clk),
.rst(rst),