Alex Forencich
|
3dc7e4821d
|
eth: Ensure header pointer is wide enough to clear the entire header before halting
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-04-26 19:31:51 -07:00 |
|
Alex Forencich
|
f920e56348
|
eth: Add frame length enforcement and additional statistics outputs to taxi_axis_baser_rx_64
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-04-07 23:37:29 -07:00 |
|
Alex Forencich
|
df87998a1b
|
eth: Clean up error detection logic in combined MAC/PCS
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-03-27 09:33:56 -07:00 |
|
Alex Forencich
|
bec324dc03
|
eth: Fix bugs in 10G MAC RX related to short IFGs
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-03-26 23:03:57 -07:00 |
|
Alex Forencich
|
7f2ecf9b49
|
eth: Implement RX sequence error reporting in MAC+PHY module
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-02-22 10:16:32 -08:00 |
|
Alex Forencich
|
422c54229e
|
eth: Split block type checks in MAC+PHY to reduce fanin
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-02-22 10:02:08 -08:00 |
|
Alex Forencich
|
8f6a99112b
|
eth: Add missing block types to MAC+PHY logic
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-02-22 09:55:28 -08:00 |
|
Alex Forencich
|
e3f047d735
|
eth: Add AXI stream 64-bit BASE-R Ethernet frame receiver module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-02-07 16:27:27 -08:00 |
|