bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2025-12-09 00:48:40 -08:00
Code Issues Packages Projects Releases Wiki Activity
481 Commits 1 Branch 0 Tags
8c3709d91703683c4bfeaba6ca65b86d2bfb0f45
Commit Graph

3 Commits

Author SHA1 Message Date
Alex Forencich
8c3709d917 axi: Clean up address width handling in interconnect modules 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2025-11-12 22:01:45 -08:00
Alex Forencich
d68d421694 axi: Dereference interface arrays in interconnect modules when extracting parameters 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2025-11-11 14:32:50 -08:00
Alex Forencich
3d5a9efdb8 axi: Add AXI interconnect module and testbench 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2025-11-11 12:40:07 -08:00