Alex Forencich
|
bfb96c677a
|
dma: Add DMA interface mux modules
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-12-23 18:02:19 -08:00 |
|
Alex Forencich
|
2ada85105f
|
dma: Add DMA RAM demux modules
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-12-23 18:01:57 -08:00 |
|
Alex Forencich
|
9d8c5fce73
|
dma: Add DMA descriptor mux module
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-12-23 18:01:40 -08:00 |
|
Alex Forencich
|
8bff361e12
|
axi: Add AXI crossbar 1S wrappers and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-12-23 17:50:08 -08:00 |
|
Alex Forencich
|
2455b770fd
|
axi: Add AXI interconnect 1S wrappers and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-12-23 17:49:55 -08:00 |
|
Alex Forencich
|
900483d0cd
|
axi: Add AXI-lite crossbar 1S wrappers and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-12-23 17:46:13 -08:00 |
|
Alex Forencich
|
ec7610754c
|
axi: Add AXI-lite interconnect 1S wrappers and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-12-23 17:45:50 -08:00 |
|
Alex Forencich
|
bef82674d3
|
axi: Add AXI tie modules
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-12-23 17:37:43 -08:00 |
|
Alex Forencich
|
83c52e6744
|
axi: Add AXI-lite tie modules
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-12-23 17:37:36 -08:00 |
|
Alex Forencich
|
dfe13db9f7
|
axi: Sweep burst size in AXI interconnect tests
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-12-23 17:28:11 -08:00 |
|
Alex Forencich
|
008e06ff48
|
dma: Cast RAM address width appropriately
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-12-15 20:53:15 -08:00 |
|
Alex Forencich
|
ec00c2323c
|
dma: Cast PCIe TLP tag width appropriately
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-12-15 20:22:29 -08:00 |
|
Alex Forencich
|
cb3538a0de
|
dma: Add interface configuration checks to DMA PSDPRAM module
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-12-15 20:21:24 -08:00 |
|
Alex Forencich
|
cbe0fa730d
|
dma: Add missing ASID signals to DMA descriptor interface
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-12-15 20:12:42 -08:00 |
|
Alex Forencich
|
7449dcfdc3
|
eth/example: Use logging.getLogger instead of SimLog
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-17 21:34:06 -08:00 |
|
Alex Forencich
|
75d28d5adb
|
eth: Clean up MGT pin connections in example designs
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-14 12:07:26 -08:00 |
|
Alex Forencich
|
729bf79427
|
eth: Move link speed detection logic from MAC wrapper to PHY interface
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-13 21:27:03 -08:00 |
|
Alex Forencich
|
a919552914
|
eth: Fix widths
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-13 18:07:13 -08:00 |
|
Alex Forencich
|
4fc8baea96
|
eth: Update example designs for APB interface
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-13 18:06:33 -08:00 |
|
Alex Forencich
|
5e77efbfe3
|
eth: Add APB register interface to US/US+ transceiver wrappers
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-13 14:15:20 -08:00 |
|
Alex Forencich
|
2391e4f366
|
xfcp: Add taxi_xfcp_mod_apb.f
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-13 12:08:40 -08:00 |
|
Alex Forencich
|
18f67e3faa
|
xfcp: Fix ID string
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-13 12:05:19 -08:00 |
|
Alex Forencich
|
e0f570ebed
|
eth: Add I2C to KCU105 example design
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-13 12:04:32 -08:00 |
|
Alex Forencich
|
2582f86a11
|
eth: Move reset synchronizer to top-level of GT wrapper
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-13 00:02:55 -08:00 |
|
Alex Forencich
|
898623a358
|
Update gitignore
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-12 23:39:59 -08:00 |
|
Alex Forencich
|
af9696eb06
|
apb: Add APB width converter module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-12 23:05:12 -08:00 |
|
Alex Forencich
|
cee2ed2b31
|
axi: Fix names
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-12 22:55:39 -08:00 |
|
Alex Forencich
|
8e3de66295
|
apb: Fix parameter name
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-12 22:07:04 -08:00 |
|
Alex Forencich
|
bfafd5777e
|
apb: Clean up address width handling in interconnect module
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-12 22:02:42 -08:00 |
|
Alex Forencich
|
8c3709d917
|
axi: Clean up address width handling in interconnect modules
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-12 22:01:45 -08:00 |
|
Alex Forencich
|
dd4c639600
|
axi: Remove extraneous code
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-12 21:43:42 -08:00 |
|
Alex Forencich
|
f472fda1e4
|
apb: Fix interface indexing
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-12 21:42:39 -08:00 |
|
Alex Forencich
|
92baa34b54
|
axi: Fix interface indexing
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-12 21:42:12 -08:00 |
|
Alex Forencich
|
b4d958d477
|
axis: Use bin2gray function in async FIFO
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-12 17:05:38 -08:00 |
|
Alex Forencich
|
ee31bbf936
|
axi: Minor cleanup in AXIL-APB adapter module
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-12 17:04:59 -08:00 |
|
Alex Forencich
|
18794f33c9
|
apb: Add APB interconnect module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-12 17:04:07 -08:00 |
|
Alex Forencich
|
32200d9009
|
Update readme
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-11 23:23:47 -08:00 |
|
Alex Forencich
|
baa9822580
|
ci: Update to verilator 5.038
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-11 22:55:32 -08:00 |
|
Alex Forencich
|
ccb024f8ce
|
axi: Add AXI crossbar module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-11 22:33:31 -08:00 |
|
Alex Forencich
|
0a4da49c74
|
axi: Makefile parameter cleanup
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-11 20:31:24 -08:00 |
|
Alex Forencich
|
cbbad58efb
|
axi: Fix sideband signal handling in AXI lite crossbar
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-11 17:31:44 -08:00 |
|
Alex Forencich
|
053c9368e9
|
axi: Add AXI lite crossbar module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-11 15:06:32 -08:00 |
|
Alex Forencich
|
d68d421694
|
axi: Dereference interface arrays in interconnect modules when extracting parameters
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-11 14:32:50 -08:00 |
|
Alex Forencich
|
3d5a9efdb8
|
axi: Add AXI interconnect module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-11 12:40:07 -08:00 |
|
Alex Forencich
|
34dd338acf
|
axi: Add AXI lite interconnect module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-11 10:20:26 -08:00 |
|
Alex Forencich
|
3519abbee5
|
eth: Add support for 10GBASE-R to KC705 example design
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-09 14:24:05 -08:00 |
|
Alex Forencich
|
4e256cfe37
|
eth: Add support for 7-series GTX transceiver to 10G/25G MAC
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-09 13:39:14 -08:00 |
|
Alex Forencich
|
44ebbbbc87
|
eth: KC705 cleanup, add I2C
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-09 13:37:10 -08:00 |
|
Alex Forencich
|
6054f76a17
|
eth: Add Ethernet example design for NetFPGA SUME
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-08 19:46:20 -08:00 |
|
Alex Forencich
|
4dbfc4d388
|
eth: Add Ethernet example design for VC709
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-08 16:06:12 -08:00 |
|