Files
taxi/src/eth/example/HTG940/fpga/syn/eth_rgmii.xdc
Alex Forencich 42a335604c eth: Modularize HTG-940 constraint files
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2026-04-14 23:35:51 -07:00

16 lines
336 B
Tcl

# SPDX-License-Identifier: MIT
#
# Copyright (c) 2025-2026 FPGA Ninja, LLC
#
# Authors:
# - Alex Forencich
#
# Ethernet constraints
# IDELAY from PHY chip (RGMII)
set_property DELAY_VALUE 0 [get_cells {phy_rx_ctl_idelay phy_rxd_idelay_bit[*].idelay_inst}]
# MMCM phase (RGMII)
set_property CLKOUT1_PHASE 90 [get_cells clk_mmcm_inst]