This website requires JavaScript.
Explore
Help
Register
Sign In
bslathi19
/
taxi
Watch
1
Star
0
Fork
0
You've already forked taxi
mirror of
https://github.com/fpganinja/taxi.git
synced
2025-12-07 16:28:40 -08:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
6da97807a7d0ee3ae874f64ea4b214ba21806216
taxi
/
rtl
History
Alex Forencich
d52aa2f97e
axis: Add AXI stream combination async FIFO/adapter module and testbench
...
Signed-off-by: Alex Forencich <
alex@alexforencich.com
>
2025-02-06 00:52:04 -08:00
..
axis
axis: Add AXI stream combination async FIFO/adapter module and testbench
2025-02-06 00:52:04 -08:00
eth
eth: Add MAC pause control modules
2025-02-05 21:11:14 -08:00
io
io: Add switch debounce module
2025-02-04 00:16:34 -08:00
lfsr
lfsr: Add LFSR descrambler module and testbench
2025-02-05 15:29:12 -08:00
lss
lss: Add UART module and testbench
2025-02-03 15:02:48 -08:00
sync
sync: Add signal synchronizer module
2025-02-03 23:43:18 -08:00
