mirror of
https://github.com/fpganinja/taxi.git
synced 2025-12-09 08:58:40 -08:00
245 lines
7.3 KiB
Python
245 lines
7.3 KiB
Python
#!/usr/bin/env python
|
|
# SPDX-License-Identifier: CERN-OHL-S-2.0
|
|
"""
|
|
|
|
Copyright (c) 2020-2025 FPGA Ninja, LLC
|
|
|
|
Authors:
|
|
- Alex Forencich
|
|
|
|
"""
|
|
|
|
import itertools
|
|
import logging
|
|
import os
|
|
import random
|
|
|
|
import cocotb_test.simulator
|
|
import pytest
|
|
|
|
import cocotb
|
|
from cocotb.clock import Clock
|
|
from cocotb.triggers import RisingEdge, Timer
|
|
from cocotb.regression import TestFactory
|
|
|
|
from cocotbext.axi import AxiLiteBus, AxiLiteMaster, AxiLiteRam
|
|
|
|
|
|
class TB(object):
|
|
def __init__(self, dut):
|
|
self.dut = dut
|
|
|
|
self.log = logging.getLogger("cocotb.tb")
|
|
self.log.setLevel(logging.DEBUG)
|
|
|
|
cocotb.start_soon(Clock(dut.clk, 10, units="ns").start())
|
|
|
|
self.axil_master = AxiLiteMaster(AxiLiteBus.from_entity(dut.s_axil), dut.clk, dut.rst)
|
|
self.axil_ram = AxiLiteRam(AxiLiteBus.from_entity(dut.m_axil), dut.clk, dut.rst, size=2**16)
|
|
|
|
def set_idle_generator(self, generator=None):
|
|
if generator:
|
|
self.axil_master.write_if.aw_channel.set_pause_generator(generator())
|
|
self.axil_master.write_if.w_channel.set_pause_generator(generator())
|
|
self.axil_master.read_if.ar_channel.set_pause_generator(generator())
|
|
self.axil_ram.write_if.b_channel.set_pause_generator(generator())
|
|
self.axil_ram.read_if.r_channel.set_pause_generator(generator())
|
|
|
|
def set_backpressure_generator(self, generator=None):
|
|
if generator:
|
|
self.axil_master.write_if.b_channel.set_pause_generator(generator())
|
|
self.axil_master.read_if.r_channel.set_pause_generator(generator())
|
|
self.axil_ram.write_if.aw_channel.set_pause_generator(generator())
|
|
self.axil_ram.write_if.w_channel.set_pause_generator(generator())
|
|
self.axil_ram.read_if.ar_channel.set_pause_generator(generator())
|
|
|
|
async def cycle_reset(self):
|
|
self.dut.rst.setimmediatevalue(0)
|
|
await RisingEdge(self.dut.clk)
|
|
await RisingEdge(self.dut.clk)
|
|
self.dut.rst.value = 1
|
|
await RisingEdge(self.dut.clk)
|
|
await RisingEdge(self.dut.clk)
|
|
self.dut.rst.value = 0
|
|
await RisingEdge(self.dut.clk)
|
|
await RisingEdge(self.dut.clk)
|
|
|
|
|
|
async def run_test_write(dut, data_in=None, idle_inserter=None, backpressure_inserter=None):
|
|
|
|
tb = TB(dut)
|
|
|
|
byte_lanes = tb.axil_master.write_if.byte_lanes
|
|
|
|
await tb.cycle_reset()
|
|
|
|
tb.set_idle_generator(idle_inserter)
|
|
tb.set_backpressure_generator(backpressure_inserter)
|
|
|
|
for length in range(1, byte_lanes*2):
|
|
for offset in range(byte_lanes):
|
|
tb.log.info("length %d, offset %d", length, offset)
|
|
addr = offset+0x1000
|
|
test_data = bytearray([x % 256 for x in range(length)])
|
|
|
|
tb.axil_ram.write(addr-128, b'\xaa'*(length+256))
|
|
|
|
await tb.axil_master.write(addr, test_data)
|
|
|
|
tb.log.debug("%s", tb.axil_ram.hexdump_str((addr & ~0xf)-16, (((addr & 0xf)+length-1) & ~0xf)+48))
|
|
|
|
assert tb.axil_ram.read(addr, length) == test_data
|
|
assert tb.axil_ram.read(addr-1, 1) == b'\xaa'
|
|
assert tb.axil_ram.read(addr+length, 1) == b'\xaa'
|
|
|
|
await RisingEdge(dut.clk)
|
|
await RisingEdge(dut.clk)
|
|
|
|
|
|
async def run_test_read(dut, data_in=None, idle_inserter=None, backpressure_inserter=None):
|
|
|
|
tb = TB(dut)
|
|
|
|
byte_lanes = tb.axil_master.write_if.byte_lanes
|
|
|
|
await tb.cycle_reset()
|
|
|
|
tb.set_idle_generator(idle_inserter)
|
|
tb.set_backpressure_generator(backpressure_inserter)
|
|
|
|
for length in range(1, byte_lanes*2):
|
|
for offset in range(byte_lanes):
|
|
tb.log.info("length %d, offset %d", length, offset)
|
|
addr = offset+0x1000
|
|
test_data = bytearray([x % 256 for x in range(length)])
|
|
|
|
tb.axil_ram.write(addr, test_data)
|
|
|
|
data = await tb.axil_master.read(addr, length)
|
|
|
|
assert data.data == test_data
|
|
|
|
await RisingEdge(dut.clk)
|
|
await RisingEdge(dut.clk)
|
|
|
|
|
|
async def run_stress_test(dut, idle_inserter=None, backpressure_inserter=None):
|
|
|
|
tb = TB(dut)
|
|
|
|
await tb.cycle_reset()
|
|
|
|
tb.set_idle_generator(idle_inserter)
|
|
tb.set_backpressure_generator(backpressure_inserter)
|
|
|
|
async def worker(master, offset, aperture, count=16):
|
|
for k in range(count):
|
|
length = random.randint(1, min(32, aperture))
|
|
addr = offset+random.randint(0, aperture-length)
|
|
test_data = bytearray([x % 256 for x in range(length)])
|
|
|
|
await Timer(random.randint(1, 100), 'ns')
|
|
|
|
await master.write(addr, test_data)
|
|
|
|
await Timer(random.randint(1, 100), 'ns')
|
|
|
|
data = await master.read(addr, length)
|
|
assert data.data == test_data
|
|
|
|
workers = []
|
|
|
|
for k in range(16):
|
|
workers.append(cocotb.start_soon(worker(tb.axil_master, k*0x1000, 0x1000, count=16)))
|
|
|
|
while workers:
|
|
await workers.pop(0)
|
|
|
|
await RisingEdge(dut.clk)
|
|
await RisingEdge(dut.clk)
|
|
|
|
|
|
def cycle_pause():
|
|
return itertools.cycle([1, 1, 1, 0])
|
|
|
|
|
|
if cocotb.SIM_NAME:
|
|
|
|
for test in [run_test_write, run_test_read, run_stress_test]:
|
|
|
|
factory = TestFactory(test)
|
|
factory.add_option("idle_inserter", [None, cycle_pause])
|
|
factory.add_option("backpressure_inserter", [None, cycle_pause])
|
|
factory.generate_tests()
|
|
|
|
|
|
# cocotb-test
|
|
|
|
tests_dir = os.path.abspath(os.path.dirname(__file__))
|
|
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', '..', 'rtl'))
|
|
|
|
|
|
def process_f_files(files):
|
|
lst = {}
|
|
for f in files:
|
|
if f[-2:].lower() == '.f':
|
|
with open(f, 'r') as fp:
|
|
l = fp.read().split()
|
|
for f in process_f_files([os.path.join(os.path.dirname(f), x) for x in l]):
|
|
lst[os.path.basename(f)] = f
|
|
else:
|
|
lst[os.path.basename(f)] = f
|
|
return list(lst.values())
|
|
|
|
|
|
@pytest.mark.parametrize("reg_type", [0, 1, 2])
|
|
@pytest.mark.parametrize("data_w", [8, 16, 32])
|
|
def test_taxi_axil_register(request, data_w, reg_type):
|
|
dut = "taxi_axil_register"
|
|
module = os.path.splitext(os.path.basename(__file__))[0]
|
|
toplevel = module
|
|
|
|
verilog_sources = [
|
|
os.path.join(tests_dir, f"{toplevel}.sv"),
|
|
os.path.join(rtl_dir, "axi", f"{dut}.f"),
|
|
]
|
|
|
|
verilog_sources = process_f_files(verilog_sources)
|
|
|
|
parameters = {}
|
|
|
|
parameters['DATA_W'] = data_w
|
|
parameters['ADDR_W'] = 32
|
|
parameters['STRB_W'] = parameters['DATA_W'] // 8
|
|
parameters['AWUSER_EN'] = 0
|
|
parameters['AWUSER_W'] = 1
|
|
parameters['WUSER_EN'] = 0
|
|
parameters['WUSER_W'] = 1
|
|
parameters['BUSER_EN'] = 0
|
|
parameters['BUSER_W'] = 1
|
|
parameters['ARUSER_EN'] = 0
|
|
parameters['ARUSER_W'] = 1
|
|
parameters['RUSER_EN'] = 0
|
|
parameters['RUSER_W'] = 1
|
|
parameters['AW_REG_TYPE'] = reg_type
|
|
parameters['W_REG_TYPE'] = reg_type
|
|
parameters['B_REG_TYPE'] = reg_type
|
|
parameters['AR_REG_TYPE'] = reg_type
|
|
parameters['R_REG_TYPE'] = reg_type
|
|
|
|
extra_env = {f'PARAM_{k}': str(v) for k, v in parameters.items()}
|
|
|
|
sim_build = os.path.join(tests_dir, "sim_build",
|
|
request.node.name.replace('[', '-').replace(']', ''))
|
|
|
|
cocotb_test.simulator.run(
|
|
simulator="verilator",
|
|
python_search=[tests_dir],
|
|
verilog_sources=verilog_sources,
|
|
toplevel=toplevel,
|
|
module=module,
|
|
parameters=parameters,
|
|
sim_build=sim_build,
|
|
extra_env=extra_env,
|
|
)
|