bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2025-12-09 00:48:40 -08:00
Code Issues Packages Projects Releases Wiki Activity
Files
e155a917b9af9c5d808ec4220a96f36b7f20b473
taxi/rtl
History
Alex Forencich c4558a02f0 lss: Add UART module and testbench 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-03 15:02:48 -08:00
..
axis
axis: Add AXI stream register module and testbench
2025-02-03 12:49:08 -08:00
lss
lss: Add UART module and testbench
2025-02-03 15:02:48 -08:00