mirror of
https://github.com/fpganinja/taxi.git
synced 2025-12-07 16:28:40 -08:00
73 lines
2.4 KiB
Makefile
73 lines
2.4 KiB
Makefile
# SPDX-License-Identifier: CERN-OHL-S-2.0
|
|
#
|
|
# Copyright (c) 2020-2025 FPGA Ninja, LLC
|
|
#
|
|
# Authors:
|
|
# - Alex Forencich
|
|
|
|
TOPLEVEL_LANG = verilog
|
|
|
|
SIM ?= verilator
|
|
WAVES ?= 0
|
|
|
|
COCOTB_HDL_TIMEUNIT = 1ns
|
|
COCOTB_HDL_TIMEPRECISION = 1ps
|
|
|
|
DUT = taxi_eth_mac_mii_fifo
|
|
COCOTB_TEST_MODULES = test_$(DUT)
|
|
COCOTB_TOPLEVEL = test_$(DUT)
|
|
MODULE = $(COCOTB_TEST_MODULES)
|
|
TOPLEVEL = $(COCOTB_TOPLEVEL)
|
|
VERILOG_SOURCES += $(COCOTB_TOPLEVEL).sv
|
|
VERILOG_SOURCES += ../../../rtl/eth/$(DUT).f
|
|
|
|
# handle file list files
|
|
process_f_file = $(call process_f_files,$(addprefix $(dir $1),$(shell cat $1)))
|
|
process_f_files = $(foreach f,$1,$(if $(filter %.f,$f),$(call process_f_file,$f),$f))
|
|
uniq_base = $(if $1,$(call uniq_base,$(foreach f,$1,$(if $(filter-out $(notdir $(lastword $1)),$(notdir $f)),$f,))) $(lastword $1))
|
|
VERILOG_SOURCES := $(call uniq_base,$(call process_f_files,$(VERILOG_SOURCES)))
|
|
|
|
# module parameters
|
|
export PARAM_SIM := 1
|
|
export PARAM_VENDOR := "\"XILINX\""
|
|
export PARAM_FAMILY := "\"virtex7\""
|
|
export PARAM_AXIS_DATA_W := 8
|
|
export PARAM_PADDING_EN := 1
|
|
export PARAM_MIN_FRAME_LEN := 64
|
|
export PARAM_TX_TAG_W := 16
|
|
export PARAM_STAT_EN := 1
|
|
export PARAM_STAT_TX_LEVEL := 2
|
|
export PARAM_STAT_RX_LEVEL := $(PARAM_STAT_TX_LEVEL)
|
|
export PARAM_STAT_ID_BASE := 0
|
|
export PARAM_STAT_UPDATE_PERIOD := 1024
|
|
export PARAM_STAT_STR_EN := 1
|
|
export PARAM_STAT_PREFIX_STR := "\"MAC\""
|
|
export PARAM_TX_FIFO_DEPTH := 16384
|
|
export PARAM_TX_FIFO_RAM_PIPELINE := 1
|
|
export PARAM_TX_FRAME_FIFO := 1
|
|
export PARAM_TX_DROP_OVERSIZE_FRAME := $(PARAM_TX_FRAME_FIFO)
|
|
export PARAM_TX_DROP_BAD_FRAME := $(PARAM_TX_DROP_OVERSIZE_FRAME)
|
|
export PARAM_TX_DROP_WHEN_FULL := 0
|
|
export PARAM_TX_CPL_FIFO_DEPTH := 64
|
|
export PARAM_RX_FIFO_DEPTH := 16384
|
|
export PARAM_RX_FIFO_RAM_PIPELINE := 1
|
|
export PARAM_RX_FRAME_FIFO := 1
|
|
export PARAM_RX_DROP_OVERSIZE_FRAME := $(PARAM_RX_FRAME_FIFO)
|
|
export PARAM_RX_DROP_BAD_FRAME := $(PARAM_RX_DROP_OVERSIZE_FRAME)
|
|
export PARAM_RX_DROP_WHEN_FULL := $(PARAM_RX_DROP_OVERSIZE_FRAME)
|
|
|
|
ifeq ($(SIM), icarus)
|
|
PLUSARGS += -fst
|
|
|
|
COMPILE_ARGS += $(foreach v,$(filter PARAM_%,$(.VARIABLES)),-P $(COCOTB_TOPLEVEL).$(subst PARAM_,,$(v))=$($(v)))
|
|
else ifeq ($(SIM), verilator)
|
|
COMPILE_ARGS += $(foreach v,$(filter PARAM_%,$(.VARIABLES)),-G$(subst PARAM_,,$(v))=$($(v)))
|
|
|
|
ifeq ($(WAVES), 1)
|
|
COMPILE_ARGS += --trace-fst
|
|
VERILATOR_TRACE = 1
|
|
endif
|
|
endif
|
|
|
|
include $(shell cocotb-config --makefiles)/Makefile.sim
|