mirror of
https://github.com/fpganinja/taxi.git
synced 2025-12-07 16:28:40 -08:00
52 lines
1.5 KiB
Makefile
52 lines
1.5 KiB
Makefile
# SPDX-License-Identifier: CERN-OHL-S-2.0
|
|
#
|
|
# Copyright (c) 2023-2025 FPGA Ninja, LLC
|
|
#
|
|
# Authors:
|
|
# - Alex Forencich
|
|
|
|
TOPLEVEL_LANG = verilog
|
|
|
|
SIM ?= verilator
|
|
WAVES ?= 0
|
|
|
|
COCOTB_HDL_TIMEUNIT = 1ns
|
|
COCOTB_HDL_TIMEPRECISION = 1ps
|
|
|
|
DUT = taxi_lfsr_descramble
|
|
COCOTB_TEST_MODULES = test_$(DUT)
|
|
COCOTB_TOPLEVEL = $(DUT)
|
|
MODULE = $(COCOTB_TEST_MODULES)
|
|
TOPLEVEL = $(COCOTB_TOPLEVEL)
|
|
VERILOG_SOURCES += ../../../rtl/lfsr/$(DUT).sv
|
|
VERILOG_SOURCES += ../../../rtl/lfsr/taxi_lfsr.sv
|
|
|
|
# handle file list files
|
|
process_f_file = $(call process_f_files,$(addprefix $(dir $1),$(shell cat $1)))
|
|
process_f_files = $(foreach f,$1,$(if $(filter %.f,$f),$(call process_f_file,$f),$f))
|
|
uniq_base = $(if $1,$(call uniq_base,$(foreach f,$1,$(if $(filter-out $(notdir $(lastword $1)),$(notdir $f)),$f,))) $(lastword $1))
|
|
VERILOG_SOURCES := $(call uniq_base,$(call process_f_files,$(VERILOG_SOURCES)))
|
|
|
|
# module parameters
|
|
export PARAM_LFSR_W ?= 58
|
|
export PARAM_LFSR_POLY ?= "58'h8000000001"
|
|
export PARAM_LFSR_INIT ?= "'1"
|
|
export PARAM_LFSR_GALOIS ?= "1'b0"
|
|
export PARAM_REVERSE ?= "1'b1"
|
|
export PARAM_DATA_W ?= 8
|
|
|
|
ifeq ($(SIM), icarus)
|
|
PLUSARGS += -fst
|
|
|
|
COMPILE_ARGS += $(foreach v,$(filter PARAM_%,$(.VARIABLES)),-P $(COCOTB_TOPLEVEL).$(subst PARAM_,,$(v))=$($(v)))
|
|
else ifeq ($(SIM), verilator)
|
|
COMPILE_ARGS += $(foreach v,$(filter PARAM_%,$(.VARIABLES)),-G$(subst PARAM_,,$(v))=$($(v)))
|
|
|
|
ifeq ($(WAVES), 1)
|
|
COMPILE_ARGS += --trace-fst
|
|
VERILATOR_TRACE = 1
|
|
endif
|
|
endif
|
|
|
|
include $(shell cocotb-config --makefiles)/Makefile.sim
|