Files
verilog6502/requirements.txt

13 lines
229 B
Plaintext
Raw Normal View History

2026-04-18 18:50:18 -07:00
peakrdl
rtl-manifest
cocotb
cocotb-bus
cocotbext-axi>=0.1.30
cocotbext-eth>=0.1.24
pytest
fpga-sim>=0.5.4
build_fpga
git+https://github.com/arnavsacheti/PeakRDL-BusDecoder.git
peakrdl-python-regmap>=0.0.5
taxi-peakrdl-extensions