Create project

This commit is contained in:
2026-04-18 18:50:18 -07:00
commit db61ca2d74
21 changed files with 1726 additions and 0 deletions

7
sim/verilator.vlt Normal file
View File

@@ -0,0 +1,7 @@
`verilator_config
lint_off -file "**/ALU.v"
lint_off -file "**/cpu_65c02.v"
lint_off -rule MULTIDRIVEN -file "**/verilog6502_io_regs.sv"
lint_off -rule UNOPTFLAT
lint_off -rule TIMESCALEMOD