tests:
  - name: "cpu_65c02"
    toplevel: "cpu_65c02"
    modules:
      - "verilog6502_32bit_test"
    sources: "sources.list"
    waves: True
    defines:
      SIM: "hi"