tests:
  - name: "verilog6502_wrapper"
    toplevel: "verilog6502_wrapper_tb"
    modules:
      - "verilog6502_wrapper_test"
    sources: "sources.list"
    waves: True
    defines:
      SIM: "hi"