Files
verilog6502/sim/application_wrapper/cache/cache.yaml

7 lines
198 B
YAML

tests:
- name: "application_wrapper_cache_l1_test"
toplevel: "application_wrapper_cache_l1"
modules:
- "application_wrapper_cache_l1_test"
sources: "sources.list"
waves: True