Files
verilog6502/.gitignore
2026-05-08 09:54:14 -07:00

5 lines
32 B
Plaintext

sim_build
__pycache__
*.o
*.lst