third-party/verilog-6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

65C02: fix a bug with TSB/TRB when RDY used

Browse Source 
Change-Id: I4abeb6b92935b2f82d7803f9f29f409a47e296b9
This commit is contained in:
David Banks
2021-06-12 16:12:21 +01:00
parent 4f141c7a13
commit a5f605d00d
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
cpu_65c02.v
View File

@@ -834,7 +834,8 @@ always @(posedge clk )
* Special Z flag got TRB/TSB * Special Z flag got TRB/TSB
*/ */
always @(posedge clk) always @(posedge clk)
AZ2 <= ~|(AI & regfile); if (RDY)
AZ2 <= ~|(AI & regfile);
/* /*
* Update Z, N flags when writing A, X, Y, Memory, or when doing compare * Update Z, N flags when writing A, X, Y, Memory, or when doing compare