bslathi19/PeakRDL-BusDecoder
1
0
Fork 0
Code Issues Actions Packages Projects Releases Wiki Activity

Fix lint warnings

Browse Source
This commit is contained in:
Byron Lathi
2025-11-22 12:15:33 -08:00
parent 9c248c29dd
commit 97444b37bb
2 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/peakrdl_busdecoder/cpuif/apb4/apb4_cpuif_flat.py
View File

@@ -2,7 +2,7 @@ from typing import TYPE_CHECKING
from systemrdl.node import AddressableNode
from ...utils import get_indexed_path, clog2
from ...utils import clog2, get_indexed_path
from ..base_cpuif import BaseCpuif
from .apb4_interface import APB4FlatInterface
@@ -42,7 +42,7 @@ class APB4CpuifFlat(BaseCpuif):
fanout[self.signal("PWRITE", node, "gi")] = (
f"cpuif_wr_sel.{get_indexed_path(self.exp.ds.top_node, node, 'gi')}"
)
fanout[self.signal("PADDR", node, "gi")] = f"{self.signal("PADDR")}[{clog2(node.size) - 1}:0]"
fanout[self.signal("PADDR", node, "gi")] = f'{self.signal("PADDR")}[{clog2(node.size) - 1}:0]'
fanout[self.signal("PPROT", node, "gi")] = self.signal("PPROT")
fanout[self.signal("PWDATA", node, "gi")] = "cpuif_wr_data"
fanout[self.signal("PSTRB", node, "gi")] = "cpuif_wr_byte_en"

2
src/peakrdl_busdecoder/cpuif/apb4/apb4_interface.py
View File

@@ -2,8 +2,8 @@
from systemrdl.node import AddressableNode
from ..interface import FlatInterface, SVInterface
from ...utils import clog2
from ..interface import FlatInterface, SVInterface
class APB4SVInterface(SVInterface):