doc tweaks
This commit is contained in:
@@ -3,7 +3,7 @@
|
|||||||
[](https://pypi.org/project/peakrdl-regblock)
|
[](https://pypi.org/project/peakrdl-regblock)
|
||||||
|
|
||||||
# PeakRDL-regblock
|
# PeakRDL-regblock
|
||||||
Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
|
Compile SystemRDL into a SystemVerilog control/status register (CSR) block
|
||||||
|
|
||||||
## Documentation
|
## Documentation
|
||||||
See the [PeakRDL-regblock Documentation](http://peakrdl-regblock.readthedocs.io) for more details
|
See the [PeakRDL-regblock Documentation](http://peakrdl-regblock.readthedocs.io) for more details
|
||||||
|
|||||||
@@ -10,6 +10,7 @@ your hardware design.
|
|||||||
* Options for many popular CPU interface protocols (AMBA APB, AXI4-Lite, and more)
|
* Options for many popular CPU interface protocols (AMBA APB, AXI4-Lite, and more)
|
||||||
* Configurable pipelining options for designs with fast clock rates.
|
* Configurable pipelining options for designs with fast clock rates.
|
||||||
* Broad support for SystemRDL 2.0 features
|
* Broad support for SystemRDL 2.0 features
|
||||||
|
* Fully synthesizable SystemVerilog. Tested on Xilinx/AMD's Vivado & Intel Quartus
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|||||||
2
setup.py
2
setup.py
@@ -15,7 +15,7 @@ setuptools.setup(
|
|||||||
version=version,
|
version=version,
|
||||||
author="Alex Mykyta",
|
author="Alex Mykyta",
|
||||||
author_email="amykyta3@github.com",
|
author_email="amykyta3@github.com",
|
||||||
description="Convert SystemRDL into SystemVerilog RTL that implements a register block",
|
description="Compile SystemRDL into a SystemVerilog control/status register (CSR) block",
|
||||||
long_description=long_description,
|
long_description=long_description,
|
||||||
long_description_content_type="text/markdown",
|
long_description_content_type="text/markdown",
|
||||||
url="https://github.com/SystemRDL/PeakRDL-regblock",
|
url="https://github.com/SystemRDL/PeakRDL-regblock",
|
||||||
|
|||||||
Reference in New Issue
Block a user