bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Add ability to control default reset style. #34

Browse Source
This commit is contained in:
Alex Mykyta
2023-05-13 17:15:31 -07:00
parent 5e76956618
commit b350da3e7c
10 changed files with 151 additions and 39 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
tests/test_structural_sw_rw/testcase.py
View File

@@ -4,15 +4,24 @@ from parameterized import parameterized_class
from ..lib.sim_testcase import SimTestCase
from ..lib.synth_testcase import SynthTestCase
from ..lib.test_params import TEST_PARAMS
from ..lib.test_params import TEST_PARAMS, get_permutations
from ..lib.simulators.xilinx import Xilinx
import pytest
@parameterized_class(TEST_PARAMS)
class Test(SimTestCase):
class TestParameterizations(SimTestCase):
def test_dut(self):
self.run_test()
@parameterized_class(get_permutations({
"default_reset_activelow": [True, False],
"default_reset_async": [True, False],
}))
class TestDefaultResets(SimTestCase):
def test_dut(self):
self.run_test()
@parameterized_class(TEST_PARAMS)
class TestSynth(SynthTestCase):
def test_dut(self):