bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
292aec1c6e09e2e096f9a07871b1f71ba9a181c7
PeakRDL-regblock/README.md
Alex Mykyta 292aec1c6e initial dev
2021-06-01 21:57:12 -07:00

110 B
Raw Blame History

PeakRDL-regblock

Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.

Reference in New Issue View Git Blame Copy Permalink