3 lines
110 B
Markdown
3 lines
110 B
Markdown
# PeakRDL-regblock
|
|
Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
|