bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
104 Commits 1 Branch 0 Tags
2d76f6d575959f3e380f4dc61a8ad3ec417c127c
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Alex Mykyta 2d76f6d575 Grammar
2023-03-25 22:59:23 -07:00
.github/workflows
Add coveralls
2023-03-13 21:47:33 -07:00
docs
Grammar
2023-03-25 22:59:23 -07:00
hdl-src
Add 'rd_swacc' and 'wr_swacc' UDPs. #21
2022-11-09 21:25:02 -08:00
src/peakrdl_regblock
Grammar
2023-03-25 22:59:23 -07:00
tests
Add coveralls
2023-03-13 21:47:33 -07:00
.gitignore
Improve template path handling. Add synthesis tests
2022-02-23 22:53:54 -08:00
LICENSE
initial dev
2021-06-01 21:57:12 -07:00
MANIFEST.in
Switch to use regular non-namespaced package
2022-06-09 20:24:53 -07:00
README.md
Add coveralls
2023-03-13 21:47:33 -07:00
setup.py
Implement write buffering (#22)
2022-10-29 22:02:04 -07:00

README.md

Documentation Status build Coverage Status PyPI - Python Version

PeakRDL-regblock

Compile SystemRDL into a SystemVerilog control/status register (CSR) block.

For the command line tool, see the PeakRDL project.

Documentation

See the PeakRDL-regblock Documentation for more details

Reference in New Issue View Git Blame Copy Permalink
Description
No description provided
Readme 1.3 MiB
Languages
Python 56.8%
SystemVerilog 42.8%
Tcl 0.3%
Shell 0.1%