bslathi19/PeakRDL-regblock

Go to file

Alex Mykyta 4bee895c71 Fix lint issue

2022-09-12 21:35:37 -07:00

.github/workflows

Switch to use regular non-namespaced package

2022-06-09 20:24:53 -07:00

Rework interpretation of accesswidth/regwidth. accesswidth determines bus width

2022-09-12 21:09:52 -07:00

src/peakrdl_regblock

Fix lint issue

2022-09-12 21:35:37 -07:00

tests: Correctly handle the reuse_hwif_typedefs parameter

2022-09-12 20:48:42 -07:00

.gitignore

Improve template path handling. Add synthesis tests

2022-02-23 22:53:54 -08:00

LICENSE

initial dev

2021-06-01 21:57:12 -07:00

MANIFEST.in

Switch to use regular non-namespaced package

2022-06-09 20:24:53 -07:00

README.md

Update readme

2022-07-30 23:05:21 -07:00

setup.py

Fix lint issue

2022-09-12 21:35:37 -07:00

README.md

PeakRDL-regblock

Compile SystemRDL into a SystemVerilog control/status register (CSR) block.

For the command line tool, see the PeakRDL project.

Documentation

See the PeakRDL-regblock Documentation for more details