bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
543bf2be9af55e6639d762cd74ba8116843b5d30
PeakRDL-regblock/README.md
Alex Mykyta 62f66fb7ff Add xref to VHDL fork
2025-05-02 11:08:36 -07:00

919 B
Raw Blame History

Documentation Status build Coverage Status PyPI - Python Version

PeakRDL-regblock

Compile SystemRDL into a SystemVerilog control/status register (CSR) block.

For the command line tool, see the PeakRDL project.

Documentation

See the PeakRDL-regblock Documentation for more details

Reference in New Issue View Git Blame Copy Permalink