bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
222 Commits 1 Branch 0 Tags
b097062e85afa840084cbf6262afa379a643a5e8
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Alex Mykyta b097062e85 bump py versions
2025-10-13 22:42:40 -07:00
.github
bump py versions
2025-10-13 22:42:40 -07:00
docs
Switch to LGPLv3 license
2025-10-07 09:33:17 -07:00
hdl-src
Switch to LGPLv3 license
2025-10-07 09:33:17 -07:00
src/peakrdl_regblock
bump py versions
2025-10-13 22:42:40 -07:00
tests
bump py versions
2025-10-13 22:42:40 -07:00
.gitignore
Reorganize how tb infrstructure selects toolchains
2023-10-22 11:04:43 -07:00
.readthedocs.yaml
Fix hwif type name generation to properly handle parameterized component names. #70
2023-10-11 21:58:10 -07:00
CONTRIBUTING.md
Switch to LGPLv3 license
2025-10-07 09:33:17 -07:00
LICENSE
Switch to LGPLv3 license
2025-10-07 09:33:17 -07:00
MANIFEST.in
Switch to use regular non-namespaced package
2022-06-09 20:24:53 -07:00
pyproject.toml
Switch to LGPLv3 license
2025-10-07 09:33:17 -07:00
README.md
Add xref to VHDL fork
2025-05-02 11:08:36 -07:00

README.md

Documentation Status build Coverage Status PyPI - Python Version

PeakRDL-regblock

Compile SystemRDL into a SystemVerilog control/status register (CSR) block.

For the command line tool, see the PeakRDL project.

Documentation

See the PeakRDL-regblock Documentation for more details

Reference in New Issue View Git Blame Copy Permalink
Description
No description provided
Readme 1.3 MiB
Languages
Python 56.8%
SystemVerilog 42.8%
Tcl 0.3%
Shell 0.1%