bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
6 Commits 1 Branch 0 Tags
d5c5d42390ba9d57e70587f1dab129265883e066
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Alex Mykyta d5c5d42390 more field logic
2021-12-04 17:31:12 -08:00
doc/logbooks
more field logic
2021-12-04 17:31:12 -08:00
peakrdl/regblock
more field logic
2021-12-04 17:31:12 -08:00
.gitignore
initial dev
2021-06-01 21:57:12 -07:00
hand-coded.sv
basic framework
2021-06-01 23:13:09 -07:00
LICENSE
initial dev
2021-06-01 21:57:12 -07:00
MANIFEST.in
basic framework
2021-06-01 23:13:09 -07:00
README.md
basic framework
2021-06-01 23:13:09 -07:00
setup.py
fill in more hwif utility functions for dereferencer
2021-12-04 17:31:12 -08:00
tst.py
more field logic
2021-12-04 17:31:12 -08:00
x.rdl
more field logic
2021-12-04 17:31:12 -08:00

README.md

PyPI - Python Version

PeakRDL-regblock

Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.

Installing

Install from PyPi using pip:

python3 -m pip install peakrdl-regblock
Reference in New Issue View Git Blame Copy Permalink
Description
No description provided
Readme 1.3 MiB
Languages
Python 56.8%
SystemVerilog 42.8%
Tcl 0.3%
Shell 0.1%