bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
e7e941d27b308a98b60ef6d0b04855e41afb10fc
PeakRDL-regblock/README.md
Alex Mykyta 3adf7e1328 More testcases & documentation
2021-12-04 17:33:35 -08:00

592 B
Raw Blame History

Documentation Status PyPI - Python Version

IMPORTANT

This project has no official releases yet and is still under active development!

PeakRDL-regblock

Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.

Documentation

See the PeakRDL-regblock Documentation for more details

Reference in New Issue View Git Blame Copy Permalink