6 lines
153 B
Markdown
6 lines
153 B
Markdown
# PeakRDL-regblock
|
|
Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
|
|
|
|
## Installing
|
|
(Not published to PyPi yet)
|