bslathi19/crypto
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Change target clock to 400MHz

Browse Source
This commit is contained in:
Byron Lathi
2025-07-02 10:08:25 -07:00
parent 548bee1144
commit 2b8286d180
3 changed files with 10 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
ChaCha20_Poly1305_64/doc/notes.md
View File

@@ -101,4 +101,8 @@ Lets just leave it for now even if its overkill. The hardware would support up t
we designed a custom board for it (or 120 if we used FMC connectors).
If we only use a single quarter round multiplexed between all 4, then the same
quarter round module can have 2 different blocks going through it at once.
quarter round module can have 2 different blocks going through it at once.
The new one multiplexes 4 quarter rounds between 1 QR module which reduces the
logic usage down to only 46k le, of which the vast majority is flops (2k ff per round,
0.5k lut)