Poor Timing on FPGA

When in the FPGA the timing is pretty poor. It looks like there is a combinational path from state counter through to tvalid or something like that. Consider adding a register stage to the output, or at least investigating where the timing delay is coming from.