Skip to content

Add UART Receive logic

Byron Lathi requested to merge uart-irq into master

When data is received on the RXD line, it is clocked into a receive buffer. Once the buffer is full, bit 1 of the status register is set and an interrupt is raised. The interrupt can be cleared by reading the value from the UART and then clearing the bit in the IRQ status register.

Merge request reports