Add basic project with cpu, ram and rom
This commit is contained in:
15
hw/super6502_fpga/Makefile
Normal file
15
hw/super6502_fpga/Makefile
Normal file
@@ -0,0 +1,15 @@
|
||||
SUPER6502_FPGA_SOURCES=$(shell cat sources.list)
|
||||
|
||||
SUPER6502_FPGA_BITSTREAM=outflow/super6502_fpga.hex
|
||||
|
||||
SUPER6502_FPGA_PROJECT=super6502_fpga.xml
|
||||
|
||||
all: $(SUPER6502_FPGA_BITSTREAM)
|
||||
|
||||
$(SUPER6502_FPGA_BITSTREAM): $(SUPER6502_FPGA_SOURCES) $(SUPER6502_FPGA_PROJECT)
|
||||
efx_run.py $(SUPER6502_FPGA_PROJECT)
|
||||
|
||||
.PHONY: clean
|
||||
clean:
|
||||
rm -rf work_*
|
||||
rm -rf outflow
|
||||
Reference in New Issue
Block a user