bslathi19/super6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Add test code and top level Makefile

Browse Source
This commit is contained in:
Byron Lathi
2024-03-03 12:52:44 -08:00
parent 0ba5888aa1
commit 42fbc17a2a
14 changed files with 227 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

31
sw/test_code/loop_test/lists/main.s.list Normal file
View File

@@ -0,0 +1,31 @@
ca65 V2.19 - Git 71b58f796
Main file : main.s
Current file: main.s
000000r 1 .export _init, _nmi_int, _irq_int
000000r 1
000000r 1
000000r 1 SDRAM = $200
000000r 1
000000r 1 .segment "VECTORS"
000000r 1
000000r 1 rr rr .addr _nmi_int ; NMI vector
000002r 1 rr rr .addr _init ; Reset vector
000004r 1 rr rr .addr _irq_int ; IRQ/BRK vector
000006r 1
000006r 1 .code
000000r 1
000000r 1 _nmi_int:
000000r 1 _irq_int:
000000r 1
000000r 1 _init:
000000r 1 A9 00 lda #$00
000002r 1 @start:
000002r 1 8D 00 02 sta SDRAM
000005r 1 CD 00 02 cmp SDRAM
000008r 1 D0 03 bne @end
00000Ar 1 1A ina
00000Br 1 80 F5 bra @start
00000Dr 1
00000Dr 1 80 FE @end: bra @end
00000Dr 1