bslathi19/super6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Clean up spacing

Browse Source
This commit is contained in:
Byron Lathi
2024-08-20 18:57:08 -07:00
parent 14f92c39fb
commit b2e56f4dca
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
hw/super6502_fpga/src/sub/network_processor/src/eth_wrapper.sv
View File

@@ -8,8 +8,8 @@ module eth_wrapper #(
/*
* AXI input
*/
input wire [MAC_DATA_WIDTH-1:0] tx_axis_tdata,
input wire [MAC_KEEP_WIDTH-1:0] tx_axis_tkeep,
input wire [MAC_DATA_WIDTH-1:0] tx_axis_tdata,
input wire [MAC_KEEP_WIDTH-1:0] tx_axis_tkeep,
input wire tx_axis_tvalid,
output wire tx_axis_tready,
input wire tx_axis_tlast,
@@ -18,8 +18,8 @@ module eth_wrapper #(
/*
* AXI output
*/
output wire [MAC_DATA_WIDTH-1:0] rx_axis_tdata,
output wire [MAC_KEEP_WIDTH-1:0] rx_axis_tkeep,
output wire [MAC_DATA_WIDTH-1:0] rx_axis_tdata,
output wire [MAC_KEEP_WIDTH-1:0] rx_axis_tkeep,
output wire rx_axis_tvalid,
input wire rx_axis_tready,
output wire rx_axis_tlast,