Byron Lathi 0fadc6a80f Add sw makefile which compiles all subtargets ...

Usefull now that we have like 4 different folders that need to be
compiled slightly differently

2022-04-18 20:27:05 -05:00

hw

Reset bit count upon entering RXDATA

2022-04-14 11:20:48 -05:00

sw

Add sw makefile which compiles all subtargets

2022-04-18 20:27:05 -05:00

.gitlab-ci.yml

Update ci

2022-04-16 22:07:19 -05:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%