13ea5ca71b0debf1372ca4567c3d0268bb1d3b1a
Description
No description provided
Languages
SystemVerilog
47.7%
Verilog
41.8%
Python
4.8%
VHDL
2%
Assembly
2%
Other
1.6%