21e3a477c13d0a2617e1e9634cfc9cf5c4e47ad5
Description
No description provided
Languages
SystemVerilog
47.7%
Verilog
41.8%
Python
4.8%
VHDL
2%
Assembly
2%
Other
1.6%