Byron Lathi 2ff3caccc6 Change user programs to use super6502 target ...

The target library is a copy of `none` right now but will be built out
later.

2022-04-18 12:12:43 -05:00

hw

Reset bit count upon entering RXDATA

2022-04-14 11:20:48 -05:00

sw

Change user programs to use super6502 target

2022-04-18 12:12:43 -05:00

.gitlab-ci.yml

Update ci

2022-04-16 22:07:19 -05:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%