bslathi19/super6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
38 Commits 10 Branches 0 Tags
35973473d3aebc8b680d92de026966852d8aae4b
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Byron Lathi 35973473d3 Change spi_write_byte to spi_byte 
the SPI module reads and writes at the same time. If you don't want to
write a value, then write all zeros or whatever the device you are
communicating with wants.
2022-03-10 12:14:07 -06:00
hw
Add bb_spi_controller
2022-03-08 15:26:01 -06:00
sw
Change spi_write_byte to spi_byte
2022-03-10 12:14:07 -06:00
.gitlab-ci.yml
Add sim65 tests
2022-03-10 11:06:48 -06:00
Description
No description provided
5.5 MiB
Languages
SystemVerilog 47.7%
Verilog 41.8%
Python 4.8%
VHDL 2%
Assembly 2%
Other 1.6%